A Modular Asynchronous Wrapper

نویسندگان

  • Jonas Carlsson
  • Weidong Li
  • Tormod Njølstad
  • Kent Palmkvist
  • Lars Wanhammar
  • Shengxian Zhuang
چکیده

In this paper we discuss some aspects of designing low power asynchronous wrappers for use in GALS based communication systems. We propose a general method for designing asynchronous wrappers for use in asynchronous multiport-to-multiport communication channels with low swing busses and variable power supply voltages.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

How to Implement an Asynchronous Test Wrapper for Networks-on-Chip Nodes

The Network-on-Chip (NoC) paradigm is currently known as an alternative solution for the on chip communication in the next SoC generation, especially, asynchronous NoCs. One of the challenges for asynchronous NoC-based systems design is testing asynchronous network architectures for manufacturing defects. To improve the testability of asynchronous NoCs, we have developed a scalable and configur...

متن کامل

An Asynchronous Wrapper with Novel Handshake Circuits for GALS Systems1

In this paper, we propose an asynchronous wrapper with novel handshake circuits for data communication to be used in GALS systems. The handshake circuits include two communication ports and a local clock controller. We present two approaches for the implementation of communication ports; one with pure standard cells and the other with Müller C elements.The detailed design methodology is given a...

متن کامل

Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s

Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...

متن کامل

Automatic Generation of Pausible Clock Based GALS Wrapper Circuits

In this paper we propose a method to generate pausible clock based GALS wrapper circuits from the synchronous module’s Verilog specification code automatically. We first parse the input module specification and produce wrapper circuit components based on the specification of entered synchronous module. Existing methods for generation of the wrapper circuit waste the die size because they instan...

متن کامل

On Reducing Wrapper Boundary Register Cells in Modular SOC Testing

Motivated by the increasing area and performance overhead caused by wrapping the embedded cores for modular SOC testing, this paper proposes a solution for reducing the number of wrapper boundary register cells. Since the very purpose of core wrappers is to provide controllability and observability for the cores-under-test, it is shown how the number of wrapper boundary register cells can be re...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997